Silicon Labs Recruitment 2021 | Design Verification Engineer | BE/ B.Tech/ M.Tech | Hyderabad |JOBS VACANCY
Silicon Labs Recruitment 2021 | Design Verification Engineer | BE/ B.Tech/ M.Tech | Hyderabad |JOBS VACANCY
DESIGNATION
Design Verification Engineer
ELIGIBILITY
B.E – Electrical Engineering
DESCRIPTION
As a Design Verification Engineer in the R&D Digital team at Silicon Labs, Hyderabad, you will play a key role in designing & verifying digital blocks, verifying operation and performance. Learn more about the IoT products you will be working with here.
You are responsible for the research and development of digital architectures and IPs from concept to production. We develop compute engines (AI/ML), processors (RISC-V), accelerators, peripherals and system IP. Our activities include advanced research & development, high-level modeling, architecture, RTL design, timing/power/area optimization, formal and UVM verification within an automated framework. We value innovation, simplicity, quality, and smart development processes within a highly collaborative and learning-driven team.
You will also work on exciting and market leading highly integrated SoCs for various Internet of Things markets. Our award-winning technologies provide our customers a full solution: advanced security, world class energy efficiency, simplicity, powerful operating systems, & options that are cost effective.
You will focus on specification, RTL Design, Verification, FPGA emulation of digital blocks and chip-level designs.
SALARY
As per the Company Norms
LOCATION
Hyderabad
ELIGIBILITY
B.E – Electrical Engineering
ROLES
- B.Tech, M.Tech or Ph. D. in Electrical Engineering
- Strong foundational knowledge of digital circuit design concepts, simulation, and verification techniques
- Competence in RTL coding & VLSI
- Any skills or experience in the follow areas will be considered a plus:
- Microprocessor architecture and implementation
- Low-power digital circuit design techniques
- High-speed, high-performance digital circuit design techniques
- Logic synthesis, placement, clock tree synthesis, and timing analysis
- Competence in behavioral modeling (e.g. Verilog, VerilogAMS, SystemVerilog), high-level languages (e.g., C, C++, Matlab) and scripting languages (e.g Python)
- Wired and wireless digital communications systems, DSP
CIVIL NOTES -CLICK HERE
RESIDENTIAL PLAN
#1 (40' x 80') - Click here
#2 (30' x 50') - Click here
#3 (30' x 24') - Click here
#4 (30' x 60') - Click here
#5 (30' x 70') - Click here
#6 (25' x 60') - Click here
#7 (20' x 60') - Click here
#8 (30' x 40') - Click here
===================================
QUIZ PRACTICE
RCC
RCC-1 -Click here
RCC-2- Click here
𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘SOM/MOS
𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘
𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘
*****************
𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘
𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘𐩘
COMMENTS